Provide PDF Format
JEDEC JEB 15
- TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS
- standard by JEDEC Solid State Technology Association, 11/01/1969
- Publisher: JEDEC
$71.00$141.00
This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits.
Related Products
JEDEC JESD8-6
ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE ..
$30.00 $60.00
JEDEC JEP139
GUIDELINE FOR CONSTANT TEMPERATURE AGING TO CHARACTERIZE ALUMINUM INTERCONNECT METALLIZATIONS FOR ST..
$30.00 $59.00
JEDEC JESD 8-9B
ADDENDUM No. 9B to JESD8 - STUB SERIES TERMINATED LOGIC FOR 2.5 VOLTS (SSTL_2): Includes Errata and ..
$36.00 $72.00