Provide PDF Format
JEDEC JEP116
- CMOS SEMICUSTOM DESIGN GUIDELINES
- standard by JEDEC Solid State Technology Association, 11/01/1991
- Publisher: JEDEC
$71.00$141.00
The design of ASIC circuits is becoming a significant part of system or product design, yet many problems continue to exist in current design practice. The guidelines in this document provide an explanation of common ASIC design problems and concerns and where possible offer solutions.
Related Products
JEDEC JESD 82-12A
DEFINITION OF THE SSTU32S869 & SSTU32D869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATI..
$37.00 $74.00
JEDEC EIA 365 (R1984)
PERFORMANCE TEST PROCEDURE FOR SOLAR CELLS AND CALIBRATION PROCEDURE FOR SOLAR CELL STANDARDS FOR SP..
$30.00 $59.00
JEDEC JESD73-3
STANDARD FOR DESCRIPTION OF 3867 - 2.5 V, SINGLE 10-BIT, 2-PORT, DDR FET SWITCH..
$26.00 $51.00