• Your shopping cart is empty!

  • JEDEC JEP69-B (R1999)
Provide PDF Format

Learn More

JEDEC JEP69-B (R1999)

  • PREFERRED LEAD CONFIGURATION FOR FIELD-EFFECT TRANSISTORS
  • standard by JEDEC Solid State Technology Association, 11/01/1973
  • Publisher: JEDEC

$24.00$48.00


This publication indicates preferred pinouts for FETs in various package designs.

Product Details

Published:
11/01/1973
Number of Pages:
8
File Size:
1 file , 87 KB

Related Products

JEDEC JESD51-53

JEDEC JESD51-53

TERMS, DEFINITIONS AND UNITS GLOSSARY FOR LED THERMAL TESTING..

$28.00 $56.00

JEDEC JESD75-2

JEDEC JESD75-2

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16-BIT LOGIC FUNCTIONS..

$24.00 $48.00

JEDEC JESD91-A (R2011)

JEDEC JESD91-A (R2011)

METHOD FOR DEVELOPING ACCELERATION MODELS FOR ELECTRONIC COMPONENT FAILURE MECHANISMS..

$30.00 $60.00

JEDEC JESD51

JEDEC JESD51

METHODOLOGY FOR THE THERMAL MEASUREMENT OF COMPONENT PACKAGES (SINGLE SEMICONDUCTOR DEVICE)..

$26.00 $51.00