Provide PDF Format
JEDEC JESD 22-A117B
- ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST
- standard by JEDEC Solid State Technology Association, 03/01/2009
- Publisher: JEDEC
$31.00$62.00
This method establishes a standard procedure for determining the data cycling endurance and data retention capability of non-volatile memory cells. It is intended as a qualification and monitor test procedure. This test is also applicable to FLASH EEPROM integrated circuits and Erasable Programmable Logic Devices (EPLD) with embedded EEPROM or FLASH memory.
Related Products
JEDEC JESD82-4B
STANDARD FOR DEFINITION OF THE SSTV16859 2.5 V, 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR STACKE..
$30.00 $59.00
JEDEC JESD223-1
Universal Flash Storage Host Controller Interface (UFSHCI), Unified Memory Extension..
$30.00 $60.00
JEDEC JESD76-2
STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (NORMAL RANGE OPERATION)..
$24.00 $48.00
