Provide PDF Format
JEDEC JESD 78B
- IC LATCH-UP TEST
- standard by JEDEC Solid State Technology Association, 12/01/2008
- Publisher: JEDEC
$36.00$72.00
This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This standard establishes a defined method for latch-up testing of ICs. It defines Classes and Levels for a device's latch-up capability so that both the user and supplier understand a device's latch-up capabilities. It is applicable to NMOS, CMOS, Bipolar, and all variations and combinations of these technologies. Latch-up is an extremely important factor in determining product reliability. This document contains the corrected figure 4 to include T6 on page 12, this change was made in January 1998.
Related Products
JEDEC JESD22-A117C
ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST..
$31.00 $62.00
