• JEDEC JESD22-A105C (R2011)
Provide PDF Format

Learn More

JEDEC JESD22-A105C (R2011)

  • POWER AND TEMPERATURE CYCLING
  • standard by JEDEC Solid State Technology Association, 01/01/2004
  • Publisher: JEDEC

$26.00$51.00


The power and temperature cycling test is performed to determine the ability of a device to withstand alternate exposures at high and low temperature extremes and simultaneously the operating biases are periodically applied and removed. It is intended to simulate worst case conditions encountered in application environments. The power and temperature cycling test is considered destructive and is only intended for device qualification. This test method applies to semiconductor devices that are subjected to temperature excursions and required to power on and off during all temperatures.

Related Products

JEDEC JEB 19

JEDEC JEB 19

RECOMMENDED CHARACTERIZATION OF MOS SHIFT REGISTERS..

$26.00 $51.00

JEDEC JESD75-4

JEDEC JESD75-4

BALL GRID ARRAY PINOUT FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS..

$27.00 $53.00

JEDEC JEP128

JEDEC JEP128

GUIDE FOR STANDARD PROBE PAD SIZES AND LAYOUTS FOR WAFER LEVEL ELECTRICAL TESTING..

$26.00 $51.00

JEDEC EIA 397

JEDEC EIA 397

RECOMMENDED STANDARD FOR THYRISTORS..

$114.00 $228.00