Provide PDF Format
JEDEC JESD22-B109A
- FLIP CHIP TENSILE PULL
- standard by JEDEC Solid State Technology Association, 01/01/2009
- Publisher: JEDEC
$28.00$56.00
The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test,
Related Products
JEDEC JESD84-A43
EMBEDDED MULTIMEDIACARD (e*MMC) e*MMC/CARD PRODUCT STANDARD, HIGH CAPACITY, INCLUDING RELIABLE WRITE..
$104.00 $208.00
JEDEC JEP 148A
RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ..
$39.00 $78.00
JEDEC JESD8-6
ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE ..
$30.00 $60.00