Provide PDF Format
JEDEC JESD235A
- HIgh Bandwidth Memory (HBM) DRAM
- standard by JEDEC Solid State Technology Association, 11/01/2015
- Publisher: JEDEC
$104.00$208.00
TThe HBM DRAM is tightly coupled to the host compute die with a distributed interface. The interface is divided into independent channels. Each channel is completely independent of one another. Channels are not necessarily synchronous to each other. The HBM DRAM uses a wide-interface architecture to achieve high-speed, low-power operation. The HBM DRAM uses differential clock CK_t/CK_c. Commands are registered at the rising edge of CK_t, CK_c. Each channel interface maintains a 128b data bus operating at DDR data rates.
Related Products
JEDEC JESD33-B
STANDARD METHOD FOR MEASURING AND USING THE TEMPERATURE COEFFICIENT OF RESISTANCE TO DETERMINE THE T..
$39.00 $78.00
