Provide PDF Format
JEDEC JESD241
- Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities
- standard by JEDEC Solid State Technology Association, 12/01/2015
- Publisher: JEDEC
$37.00$74.00
This Bias Temperature Instability (BTI) stress/test procedure is proposed to provide a minimum recommendation for a simple and consistent comparison of the mean threshold voltage (Vth) BTI induced shift. The procedure enables comparison of stable and manufacturable CMOS processes and technologies in which the process variation is low and the yield is mature. Qualification and accept-reject criteria are not given in this document.
Related Products
JEDEC JEP154
GUIDELINE FOR CHARACTERIZING SOLDER BUMP ELECTROMIGRATION UNDER CONSTANT CURRENT AND TEMPERATURE STR..
$38.00 $76.00
JEDEC JESD202
METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONS..
$31.00 $61.00
JEDEC JESD 12-1B
ADDENDUM No. 1 to JESD12 - TERMS AND DEFINITIONS FOR GATE ARRAYS AND CELL-BASED INTEGRATED CIRCUITS..
$30.00 $60.00
