Provide PDF Format
JEDEC JESD75-5
- SON/QFN PACKAGE PINOUTS STANDARDIZED FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS
- standard by JEDEC Solid State Technology Association, 07/01/2004
- Publisher: JEDEC
$27.00$53.00
This standard defines device pinout for 1-, 2- and 3-bit wide logic functions. This pinout specifically applies to the conversion of Dual-Inline-Packaged (DIP) 1-, 2- and 3-bit logic devices to SON/QFN packaged 1-, 2- and 3-bit logic devices. The purpose of this document is to provide a pinout standard for 1-, 2- and 3-bit logic devices offered in 5-, 6- or 8-land SON/QFN packages for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
Related Products
JEDEC JESD4 (R2002)
DEFINITION OF EXTERNAL CLEARANCE AND CREEPAGE DISTANCES OF DISCRETE SEMICONDUCTOR PACKAGES FOR THYRI..
$24.00 $48.00
JEDEC JESD51-12
GUIDELINES FOR REPORTING AND USING ELECTRONIC PACKAGE THERMAL INFORMATION..
$31.00 $62.00
JEDEC JS709B
Joint JEDEC/ECA Standard: Definition of "Low-Halogen" for Electronic Products..
$30.00 $59.00