Provide PDF Format
JEDEC JESD92
- PROCEDURE FOR CHARACTERIZING TIME-DEPENDENT DIELECTRIC BREAKDOWN OF ULTRA-THIN GATE DIELECTRICS
- standard by JEDEC Solid State Technology Association, 08/01/2003
- Publisher: JEDEC
$37.00$74.00
This document defines a constant voltage stress test procedure for characterizing time-dependent dielectric breakdown or "wear-out" of thin gate dielectrics used in integrated circuit technologies. The test is designed to obtain voltage and temperature acceleration parameters required to estimate oxide life at use conditions. The test procedure includes sophisticated techniques to detect breakdown in ultra-thin films that typically exhibit large tunneling currents and soft or noisy breakdown characteristics. This document includes an annex that discusses test structure design, methods to determine the oxide electric field in ultra-thin films, statistical models, extrapolation models, and example failure-rate calculations.
Related Products
JEDEC JESD 82-25
DEFINITION OF the SSTUB32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICA..
$40.00 $80.00
JEDEC JESD51-50
Overview of Methodologies for the Thermal Measurement of Single- and Multi-Chip, Single- and Multi-P..
$27.00 $53.00