Provide PDF Format
JEDEC JESD 24-9 (R2002)
- ADDENDUM No. 9 to JESD24 - SHORT CIRCUIT WITHSTAND TIME TEST METHOD
- Amendment by JEDEC Solid State Technology Association, 08/01/1992
- Publisher: JEDEC
$26.00$51.00
Test method to determine how long a device can survive a short circuit condition with a given drive level.
Related Products
JEDEC JESD22-B112A
PACKAGE WARPAGE MEASUREMENT OF SURFACE-MOUNT INTEGRATED CIRCUITS AT ELEVATED TEMPERATURE..
$37.00 $74.00
JEDEC JESD55
STANDARD FOR DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE BiCMOS LOGIC DEVICES..
$31.00 $62.00
JEDEC JESD 24-10 (R2002)
ADDENDUM No. 10 to JESD24 - TEST METHOD FOR MEASUREMENT OF REVERSE RECOVERY TIME trr FOR POWER MOSFE..
$27.00 $53.00
JEDEC JEP163
SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS..
$36.00 $72.00