Provide PDF Format
JEDEC JESD 47G.01
- STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
- standard by JEDEC Solid State Technology Association, 04/01/2010
- Publisher: JEDEC
$34.00$67.00
This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.
Related Products
JEDEC JESD 435 (R2009)
STANDARD FOR THE MEASUREMENT OF SMALL-SIGNAL TRANSISTOR SCATTERING PARAMETERS..
$31.00 $62.00
JEDEC JESD82-8.01
STANDARD FOR DEFINITION OF CU877 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS..
$30.00 $60.00
JEDEC JESD241
Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities..
$37.00 $74.00
