• Your shopping cart is empty!

  • JEDEC JESD 78C
Provide PDF Format

Learn More

JEDEC JESD 78C

  • IC LATCH-UP TEST
  • standard by JEDEC Solid State Technology Association, 09/01/2010
  • Publisher: JEDEC

$36.00$72.00


This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This specification covers the I-test and the overvoltage latch-up testing of integrated circuits. The purpose of this specification is to establish a method for determining IC latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and Electrical Overstress (EOS) failures due to latch-up. This test method is applicable to NMOS, CMOS, bipolar, and all variations and combinations of these technologies.

Product Details

Published:
09/01/2010
Number of Pages:
28
File Size:
1 file , 190 KB

Related Products

JEDEC JESD22-A113G

JEDEC JESD22-A113G

PRECONDITIONING OF PLASTIC SURFACE MOUNT DEVICES PRIOR TO RELIABILITY TESTING..

$30.00 $59.00

JEDEC JEB 15

JEDEC JEB 15

TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS..

$71.00 $141.00

JEDEC JESD8-21

JEDEC JESD8-21

POD135 - 1.35 V PSEUDO OPEN DRAIN I/O..

$30.00 $59.00

JEDEC JP001A

JEDEC JP001A

FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)..

$44.00 $87.00