• Your shopping cart is empty!

  • JEDEC JESD61A.01
Provide PDF Format

Learn More

JEDEC JESD61A.01

  • ISOTHERMAL ELECTROMIGRATION TEST PROCEDURE
  • standard by JEDEC Solid State Technology Association, 10/01/2007
  • Publisher: JEDEC

$44.00$87.00


This standard describes an algorithm for the execution of the isothermal test, using computer-controlled instrumentation. The primary use of this test is for the monitoring of microelectronic metallization lines at wafer level (1) in process development, to evaluate process options, (2) in manufacturing, to monitor metallization reliability and (3) to monitor/evaluate process equipment. While it is developed as a fast WLR test, it can also be an effective tool for complementing the reliability data obtained through the standard package level electromigration test.

Product Details

Published:
10/01/2007
Number of Pages:
49
File Size:
1 file , 480 KB

Related Products

JEDEC JESD75-4

JEDEC JESD75-4

BALL GRID ARRAY PINOUT FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS..

$27.00 $53.00

JEDEC JEP69-B (R1999)

JEDEC JEP69-B (R1999)

PREFERRED LEAD CONFIGURATION FOR FIELD-EFFECT TRANSISTORS..

$24.00 $48.00

JEDEC JESD 27

JEDEC JESD 27

CERAMIC PACKAGE SPECIFICATION FOR MICROELECTRONIC PACKAGES..

$44.00 $87.00

JEDEC JEP114.01

JEDEC JEP114.01

GUIDELINES FOR PARTICLE IMPACT NOISE DETECTION (PIND) TESTING, OPERATOR TRAINING, AND CERTIFICATION..

$39.00 $78.00