• JEDEC JESD82-15
Provide PDF Format

Learn More

JEDEC JESD82-15

  • STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
  • standard by JEDEC Solid State Technology Association, 11/01/2005
  • Publisher: JEDEC

$31.00$62.00


This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA878 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a CUA878 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Related Products

JEDEC JEP166

JEDEC JEP166

JC-42.6 MANUFACTURER IDENTIFICATION (ID) CODE FOR LOW POWER MEMORIES..

$36.00 $72.00

JEDEC JESD22-A113G

JEDEC JESD22-A113G

PRECONDITIONING OF PLASTIC SURFACE MOUNT DEVICES PRIOR TO RELIABILITY TESTING..

$30.00 $59.00

JEDEC JESD22-B118

JEDEC JESD22-B118

SEMICONDUCTOR WAFER AND DIE BACKSIDE EXTERNAL VISUAL INSPECTION..

$30.00 $59.00

JEDEC JESD 24

JEDEC JESD 24

POWER MOSFETS..

$46.00 $91.00