• Your shopping cart is empty!

  • JEDEC JS 9702
Provide PDF Format

Learn More

JEDEC JS 9702

  • IPC/JEDEC-9702: MONOTONIC BEND CHARACTERIZATION OF BOARD-LEVEL INTERCONNECTS (IPC/JEDEC-9702)
  • standard by JEDEC Solid State Technology Association, 06/01/2004
  • Publisher: JEDEC

$30.00$60.00


This publication specifies a common method of establishing the fracture resistance of board-level device interconnects to flexural loading during non-cyclic board assembly and test operations. Monotonic bend test qualification pass/fail requirements are typically specific to each device application and are outside the scope of this document.

Product Details

Published:
06/01/2004
Number of Pages:
19
File Size:
1 file , 230 KB

Related Products

JEDEC JESD625-A

JEDEC JESD625-A

REQUIREMENTS FOR HANDLING ELECTROSTATIC-DISCHARGE-SENSITIVE (ESDS) DEVICES..

$36.00 $72.00

JEDEC JESD 47G.01

JEDEC JESD 47G.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$34.00 $67.00

JEDEC JESD8-12A.01

JEDEC JESD8-12A.01

1.2 V +/- 0.1 V (NORMAL RANGE) AND 0.8 - 1.3 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STAND..

$27.00 $53.00

JEDEC JP001A

JEDEC JP001A

FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)..

$44.00 $87.00